Verilog-to-Routing
fix_md
Quick Start
VTR Quick Start
Usage
Building VTR
VTR
FPGA Architecture Description
VPR
Odin II
ABC
Tutorials
Utilities
Development
Developer Guide
VTR Change Log
Appendix
Contact
Glossary
Publications & References
Verilog-to-Routing
Docs
»
Developer Guide
»
<no title>
Edit on GitHub
Contribution Guidelines
Common Scenarios
I have a question
I found a bug!
It would be great if VTR supported …
I have a bug-fix/feature I’d like to include in VTR
The Details
Enhancing Documentation
Filling Bug Reports
Filling Enhancement Requests
Submitting Code to VTR
Making Pull Requests